


Power MOSFET

PRODUCT SUMMARY		
V _{DS} (V)	100	
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.54
Q _g (Max.) (nC)	8.3	
Q _{gs} (nC)	2.3	
Q _{gd} (nC)	3.8	
Configuration	Single	



ORDERING INFORMATION

Package	SMD-220	SMD-220	SMD-220
Lead (Pb)-free	IRF510SPbF SiHF510S-E3	IRF510STRLPbFa SiHF510STL-E3 ^a	IRF510STRRPbFa SiHF510STR-E3 ^a
SnPb	IRF510S SiHF510S	IRF510STRL ^a SiHF510STL ^a	IRF510STRR ^a SiHF510STR ^a

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T_C = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	100	
Gate-Source Voltage	V _{GS}	± 20	V
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D
		T _C = 100 °C	
Pulsed Drain Current ^a	I _{DM}	5.6 4.0	A
Linear Derating Factor		0.29	W/°C
Linear Derating Factor (PCB Mount) ^e		0.025	
Single Pulse Avalanche Energy ^b	E _{AS}	100	mJ
Avalanche Current ^a	I _{AR}	5.6	A
Repetitive Avalanche Energy ^a	E _{AR}	4.3	mJ
Maximum Power Dissipation	T _C = 25 °C	43	W
		3.7	
Peak Diode Recovery dV/dt ^c	dV/dt	5.5	V/ns
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 175	°C
Soldering Recommendations (Peak Temperature)	for 10 s	300 ^d	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 4.8 mH, R_G = 25 Ω, I_{AS} = 5.6 A (see fig. 12).

c. I_{SD} ≤ 5.6 A, dI/dt ≤ 75 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 175 °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).

* Pb containing terminations are not RoHS compliant, exemptions may apply



RoHS*
COMPLIANT

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	62	$^{\circ}\text{C}/\text{W}$
Maximum Junction-to-Ambient (PCB Mount) ^a	R_{thJA}	-	40	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	3.5	

Note


a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS $T_J = 25 \text{ }^{\circ}\text{C}$, unless otherwise noted


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}$	$I_D = 250 \mu\text{A}$	100	-	-	V	
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25 \text{ }^{\circ}\text{C}$, $I_D = 1 \text{ mA}$		-	0.12	-	$\text{V}/^{\circ}\text{C}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$		2.0	-	4.0	V	
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100 \text{ V}$, $V_{GS} = 0 \text{ V}$		-	-	25	μA	
		$V_{DS} = 80 \text{ V}$, $V_{GS} = 0 \text{ V}$, $T_J = 150 \text{ }^{\circ}\text{C}$		-	-	250		
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$	$I_D = 3.4 \text{ A}^b$	-	-	0.54	Ω	
Forward Transconductance	g_{fs}	$V_{DS} = 50 \text{ V}$, $I_D = 3.4 \text{ A}^b$		1.3	-	-	S	
Dynamic								
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}$, $V_{DS} = 25 \text{ V}$, $f = 1.0 \text{ MHz}$, see fig. 5		-	180	-	pF	
Output Capacitance	C_{oss}			-	81	-		
Reverse Transfer Capacitance	C_{rss}			-	15	-		
Total Gate Charge	Q_g	$V_{GS} = 10 \text{ V}$	$I_D = 5.6 \text{ A}$, $V_{DS} = 80 \text{ V}$, see fig. 6 and 13 ^b	-	-	8.3	nC	
Gate-Source Charge	Q_{gs}			-	-	2.3		
Gate-Drain Charge	Q_{gd}			-	-	3.8		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 50 \text{ V}$, $I_D = 5.6 \text{ A}$, $R_G = 24 \Omega$, $R_D = 8.4 \Omega$, see fig. 10 ^b		-	6.9	-	ns	
Rise Time	t_r			-	16	-		
Turn-Off Delay Time	$t_{d(off)}$			-	15	-		
Fall Time	t_f			-	9.4	-		
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L_S			-	7.5	-		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	5.6	A	
Pulsed Diode Forward Current ^a	I_{SM}			-	-	20		
Body Diode Voltage	V_{SD}	$T_J = 25 \text{ }^{\circ}\text{C}$, $I_S = 5.6 \text{ A}$, $V_{GS} = 0 \text{ V}^b$		-	-	2.5	V	
Body Diode Reverse Recovery Time	t_{rr}	$T_J = 25 \text{ }^{\circ}\text{C}$, $I_F = 5.6 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}^b$		-	100	200	ns	
Body Diode Reverse Recovery Charge	Q_{rr}			-	0.44	0.88	μC	
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)						

Notes


- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width $\leq 300 \mu\text{s}$; duty cycle $\leq 2 \%$.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



91016_01



91016_03



91016_02




91016_04


Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C
Fig. 3 - Typical Transfer Characteristics
Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C
Fig. 4 - Normalized On-Resistance vs. Temperature

IRF510S, SiHF510S

Vishay Siliconix




91016_05




91016_07

Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage

Fig. 7 - Typical Source-Drain Diode Forward Voltage




91016_06



91016_08

Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

Fig. 8 - Maximum Safe Operating Area



91016_09




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms



91016_11

 t_1 , Rectangular Pulse Duration (s)

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91016>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.